Abstract-This letter explains a nanoelectromechanical (NEM) nonvolatile memory (NVM) architecture employing an anchor-free electrode (shuttle) structure. The proposed NEM device utilizes adhesion forces to achieve bistable mechanical states for nonvolatile data storage. The anchor-free electrode facilitates better scalability compared to conventional anchored NEM devices, which is desirable for circuit applications. The structure is electrostatically actuated and has low operating voltage. A novel memory cell consisting of the proposed NEM memory device and two MOS transistors (1NEM-2T) is proposed for array implementation. The scalability analysis of the proposed NEM NVM array is also presented.
I. INTRODUCTION

C
ONTINUOUS scaling in MOSFET channel lengths has led to a significant increase in CMOS static energy consumption due to the increase in the subthreshold leakage current I OFF . This is a critical concern for both memory and logic devices, particularly at high temperatures (HTs). In general, scaling of memory cells such as SRAM, DRAM, and FLASH is limited by their tight requirements on the static leakage and immunity to process variations and noise.
Various devices [1] - [3] have been proposed to achieve zero standby leakage but fail to realize it. To overcome this limit, nanoelectromechanical (NEM) devices and microelectromechanical (MEM) switches have been investigated [4] - [6] for HT operation. However, conventional anchored MEM structures suffer from poor scalability, which limits the application of them in circuit implementation. In this letter, we present a NEM NVM array architecture and its scalability based upon the NEM NVM device in [7] .
II. DESIGN OF ANCHOR-FREE NEMS NVM
A. Anchor-Free NEM NVM Device Structure and Operation Fig. 1 illustrates the structure of the proposed three-terminal (D: Drain, S: Source, G: Gate) NEM shuttle memory and its electrical equivalent models [7] . Data retention is obtained by adhesion forces between the shuttle and fixed electrodes. Since the shuttle and the electrodes have smooth and conductive surfaces, van der Waals force is the dominant adhesion component. A guiding cavity ensures that the free-flying shuttle electrode under vacuum is mechanically switched and has only two stable positions (i.e., UP and DOWN). Memory reading is achieved by probing the resistance between the drain and source electrodes, which has an ideally large ratio between ON (resistance: R ON ) and OFF (resistance: R OFF ) states. The absence of flexural anchors makes the scalability of this NEM structure (9F 2 ) remarkable compared with most anchor-based NEM devices. This is of key importance to achieve reasonable memory density. The mathematical expressions of the key design parameters such as switching voltage and adhesion force are explained in [7] .
B. Hybrid NEMS-nMOS Memory Design
The proposed memory array where each bit cell consists of two access nMOS transistors and one NEM NVM device is illustrated in Fig. 2 . For writing, a proper terminal biasing condition has to be loaded in the selected column. After this, a word line is enabled for writing the data into the selected cells. Unlike SRAMs, half-selected cells will not be disturbed by applying the same voltage to all three terminals. For reading, a small signal (V R ) is applied to the selected source line S1 and is read from the selected drain line D1 to detect whether the shuttle is in the UP state or in the DOWN state. Note that V R should be smaller than the programming voltage V P to avoid unwanted movement of the shuttle by the electrostatic forces between three terminals (see Fig. 3 ). In order to avoid voltage mismatch issues, the operating voltage of the NEM 0741-3106/$31.00 © 2012 IEEE NVM device must be similar to that of the CMOS circuits for easy integration. Fig. 3 demonstrates simulation results of the NEM NVM array operation, including the electrical and mechanical dynamics in [7] and the access transistors in a 0.18-μm CMOS technology. It can be seen that the small signal can be read only when the shuttle is in the DOWN state. [8] . Table I summarizes key device parameters of the NEM NVM device after employing each scaling scenario. The device dimension scaling factor is S (with S > 1 for a reduction in size), and the voltage scale factor is U . For example, if we assume that 1/S = 0.7 for dimensions (30% scaling per technology generation) and 1/U = 0.85 for supply voltage (15% scaling per technology generation), V P scales by 30% in all the three scenarios. Current density increases at a larger rate in the fixed-voltage scaling than the full scaling and general scaling scenarios. The scalability of the cavity limited by lithography overlay is not a major issue since the proposed NEM device is small and planar. A NEM NVM array of 1-kb size (32 rows and 32 columns) using the Verilog-A model of the proposed NVM device is simulated. Fig. 4(a) demonstrates that the proposed NEM NVM architecture has extremely small leakage with scaling in shuttle gate voltage V G . This is primarily due to the steep subthreshold characteristics of the NEM devices. The scaling effect of the shuttle gap thickness d gap on NVM array leakage is shown in Fig. 4(b) . An increase in leakage can be observed with scaling of gap thickness as the minimum programming voltage V P required for switching the shuttle electrode decreases. Fig. 4(c) presents the effect of the shuttle gap thickness d gap on the I-V curves of the NEM device. Note that V p decreases by scaling the shuttle gap thickness, which corresponds to the switching voltage equation in [7] . Fig. 4(d) illustrates the relationships between switching voltage, adhesion force, and shuttle gap thickness. Smaller adhesive force lowers V p , as expected from [7] . However, smaller adhesive force degrades the nonvolatile capability.
IV. CONCLUSION
A NEM NVM array structure for HT data storage has been presented from circuit perspective. The proposed NVM architecture utilizes hybrid NEMS-CMOS approach for simple circuit control. Improvements in NEM NVM performance characteristics with scaling were demonstrated (particularly in leakage, which is a larger component of power consumption in CMOS technology at high operating temperature), highlighting the scope of anchor-free NEM NVM architecture compared with anchored NEM structures. Simulation results show that the proposed NEM NVM has great potential to be adopted as a memory solution for HT (T > 250
• C) applications.
